

Silicon N-Channel Power MOSFET

General Description:

YZPST-7N90A0 the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-263, which accords with the RoHS standard.

Features:



- **Fast Switching**
- **Low Gate Charge and R_{ds(on)}**
- **Low Reverse transfer capacitances**
- **100% Single Pulse avalanche energy Test**

Applications:

Power switch circuit of adaptor and charger.

Absolute (T_c= 25°C unless otherwise specified):

V _{DSS}	900	V
I _D	7	A
P _D (T _c =25°C)	160	W
R _{DS(ON)TYP}	1.4	Ω



Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	900	V
I _D	Continuous Drain Current	7.0	A
	Continuous Drain Current T _c = 100 °C	5.0	A
I _{DM} ^{a1}	Pulsed Drain Current	28	A
V _{GS}	Gate-to-Source Voltage	± 30	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	700	mJ
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	60	mJ
I _{AR} ^{a1}	Avalanche Current	2.4	A
dv/dt ^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	160	W
	Derating Factor above 25°C	1.28	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T _L	MaximumTemperature for Soldering	300	°C

Silicon N-Channel Power MOSFET
Electrical Characteristics (Tc= 25 °C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	900	--	--	V
Δ BV _{DSS} / Δ T _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25 °C	--	0.8	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 900V, V _{GS} = 0V, T _a = 25 °C	--	--	1	μA
		V _{DS} = 720V, V _{GS} = 0V, T _a = 125 °C	--	--	250	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} = +30V	--	--	10	μA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} = -30V	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =3.0A	--	1.4	1.8	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.5	--	4.5	V
Pulse width tp ≤ 380μs, δ ≤ 2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =3A	--	8.0	--	S
C _{iss}	Input Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	1460	--	pF
C _{oss}	Output Capacitance		--	130	--	
C _{rss}	Reverse Transfer Capacitance		--	23	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D = 7.0A V _{DD} = 450V V _{GS} = 10V R _G = 9.1Ω	--	22	--	ns
t _r	Rise Time		--	45	--	
t _{d(OFF)}	Turn-Off Delay Time		--	33	--	
t _f	Fall Time		--	37	--	
Q _g	Total Gate Charge	I _D = 7.0A V _{DD} = 450V V _{GS} = 10V	--	37	--	nC
Q _{gs}	Gate to Source Charge		--	8.0	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	14	--	

Silicon N-Channel Power MOSFET

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	7	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	28	A
V_{SD}	Diode Forward Voltage	$I_S=7.0A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=7.0A, T_J = 25^\circ C$	--	380	--	ns
Q_{rr}	Reverse Recovery Charge	$di_F/dt=100A/us, V_{GS}=0V$	--	1400	--	nC
Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	0.782	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62	$^\circ C/W$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10.0mH, I_D=11.8A, Start T_J=25^\circ C$

^{a3}: $I_{SD}=7A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, Start T_J=25^\circ C$

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms

Silicon N-Channel Power MOSFET

Characteristics Curve:




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 4. Typical Output Characteristics





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current



Silicon N-Channel Power MOSFET

Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



Silicon N-Channel Power MOSFET

Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage




Figure 16. Typical Body Diode Transfer Characteristics

